



ORTHOGONALLY MODULATED CMOS READOUT INTEGRATED CIRCUIT FOR IMAGING APPLICATIONS



Jorge A. García

Visiting Assistant Professor

Electrical and Computer Engineering Department

University of Delaware

December 13, 2004

Research work supported by the Army Research Laboratory



Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 13 DEC 2004		2. REPORT TYPE		3. DATES COVERED 00-00-2004 to 00-00-2004	
4. TITLE AND SUBTITLE Orthogonally Modulated CMOS Readout Integrated Circuit for Imaging Applications				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) University of Delaware, Department of Electrical and Computer Engineering, Newark, DE, 19716				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT Same as Report (SAR)	18. NUMBER OF PAGES 48	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			



ORTHOGONALLY MODULATED CMOS READOUT INTEGRATED CIRCUIT FOR IMAGING APPLICATIONS



- Introduction and motivation
- Contribution Phase I: Proof of principle
 - Orthogonal encoding readout system description
 - Prototype system design and verification
 - Conclusions
- Contribution Phase II: Improving the system performance
 - Readout cell improvements
 - Transimpedance amplifier integration
- Conclusion and brainstorm on further improvements



Read Out Integrated Circuit ROIC





Figure 10



ROIC may include:

- Amplifier electronics
- Control signal generators
- Analog-Digital Conversion
- On-chip Digital Signal Processing






Distance information: a time of flight measurement





FM/CW LADAR system



Motivation: Readout Integrated Circuit ROIC for active/passive imaging systems




ORTHOGONALLY MODULATED CMOS READOUT INTEGRATED CIRCUIT FOR IMAGING APPLICATIONS

- Introduction and motivation
- **Contribution Phase I: Proof of principle**
 - Orthogonal encoding readout system description**
 - Prototype system design and verification**
 - Conclusions**
- Contribution Phase II: Improving the system performance
 - Readout cell improvements
 - Transimpedance amplifier integration
- Conclusion and brainstorm on further improvements



ROIC conventional architecture



Time Domain Multiple Access







Control signals access every readout cell in a time scheduled manner, sampling the voltage signals and transferring them to the readout bus.

It requires faster electronics for bigger photodetector arrays.

Each readout cell must be capable of storing the required charge, which becomes a problem for big array sizes (1024x1024).


Read Out Cell Architectures

From Direct Injection to Capacitive TransImpedance Amplifier





ROIC proposed architecture



Orthogonal encoding ROIC


- Each column is multiplied by a unique code, and the multiplied signals are summed in the row common bus
- Codes are chosen to minimize cross talk
- Current-to-voltage amplifier per row
- Multiplexer scheme to generate single data stream



Orthogonal Encoding ROIC

First Phase Design Tasks

Test system with four readout cells and a discrete component I-V amplifier




Design of the
Active Readout
Cell

To design and fabricate a test chip
for a proof of principle of the
active 2D readout technique.



Active Readout Cell: Design Requirements



Readout cell for orthogonal encoding

Multiplies the input current by the code

Provides detector virtual ground


Couples the detector impedance to the bus

Reduces charge injection noise




Active Readout Cell: Implementation

Differential code multiplier



Readout cell for
orthogonal encoding



$$i_o^+(t) = i_{in}^+(t) \cdot c(t) + n_c + i_{in}^-(t) \cdot \bar{c}(t) + n_{\bar{c}},$$


$$i_o^-(t) = i_{in}^-(t) \cdot \bar{c}(t) + n_{\bar{c}} + i_{in}^+(t) \cdot c(t) + n_c,$$


Differential output current $i_{od}(t) = i_o^+(t) - i_o^-(t) = [i_{in}^+(t) - i_{in}^-(t)] \cdot [c(t) - \bar{c}(t)],$





Low input impedance $Z_{in}|_{low\ freq.} = \frac{1}{g_1}(1 - \gamma)$

Active Readout Cell






4 instances of cell with input modulator only



Custom printed circuit board for electro-optical testing

ROIC electrical verification set up




Code signals generated and conditioned externally

Voltage sources + Resistors emulate electrical current inputs


High-gain off-chip transimpedance amplifiers on the pcb

Data is acquired and processed in the computer

Verification Results



**Proof of principle system
with 2 encoding cells**



Test results



Prototyping phase conclusion

Satisfactory results with the 2 encoding cells experiment confirm validity of the orthogonal encoding scheme for readout circuits

Applicability extends to passive imaging systems


Depending on the system conditions, the orthogonal encoding architecture is advantageous with respect to the conventional time-multiplexed scheme

Integrating the transimpedance amplifiers with improved versions of readout cells should enhance noise performance of the overall system



ORTHOGONALLY MODULATED CMOS READOUT INTEGRATED CIRCUIT FOR IMAGING APPLICATIONS

- Introduction and motivation
- Contribution Phase I: Proof of principle
 - Orthogonal encoding readout system description
 - Prototype system design and verification
 - Conclusions
- **Contribution Phase II: Improving the system performance**
 - Readout cell improvements**
 - Transimpedance amplifier integration**
- Conclusion and brainstorm on further improvements



$$\overline{i_{out}^2} = 4kT\gamma g_5 \left(1 + \frac{g_5}{g_3} \right) = 4kT\gamma g_3 m (1 + m)$$

$$\overline{i_{ieq}^2} = \frac{\overline{i_{out}^2}}{m^2} = 4kT\gamma g_3 \frac{(1+m)}{m}.$$


Maximize current gain m



Active Readout Cell Improvements



Fully differential architecture



Additional current mirror
for complementary
output

Improved charge injection
cancellation and offset

Noise from cascode
mirrors is minimized



Active Readout Cell Improvements





Input impedance engineering

From small-signal model, solve for Z_{in}

$$Z_{in} = \frac{V_s(s)}{I_s(s)} = \left(\frac{1}{sC_{in}} \right) // \frac{(g_3 + sC_P)(g_2 + s(C_{gs1} + C_N)) - g_1g_4}{(g_1 + sC_{gs1})(g_3 + sC_P)(g_2 + sC_N)}$$

Input impedance without C_{in}

Small-signal model






Active Readout Cell Improvements

Input impedance engineering (cont'd)

Input impedance with C_{in}



ILL pole-zero analysis

$$z_1 = \frac{K_z - C_{gs1}g_3 - C_Ng_3 - C_Pg_2}{2C_P(C_{gs1} + C_N)}$$

$$z_2 = \frac{-K_z - C_{gs1}g_3 - C_Ng_3 - C_Pg_2}{2C_P(C_{gs1} + C_N)}$$

$$p_1 = -\frac{g_3}{C_P}$$

$$p_2 = -\frac{g_2}{C_N}$$

$$p_3 = -\frac{g_1}{C_{gs1}}$$


$$K_z = \sqrt{C_{gs1}^2 g_3^2 + 2C_{gs1}(C_N g_3^2 + C_P(2g_1 g_4 - g_2 g_3)) + C_N^2 g_3^2 + 2C_N C_P(2g_1 g_4 - g_2 g_3) + C_P^2 g_2^2}$$

C_P controls p_1 and z_1 , but also moves z_2 to the left
 C_N moves p_2 close to z_2 , canceling its effect
 p_3 determines overall gain-bandwidth




Active Readout Cell Improvements

Input impedance engineering (cont'd)



Compensated input impedance with C_{in}




$C_p = 270\text{fF}$ and $C_N = 70\text{fF}$ compensate the input impedance for $C_{in} = 500\text{fF}$



Improved Active Readout Cell Performance




Frequency response



Designed for 500kHz code bandwidth (16 cells)

Transient response




Current gain of 3.8A/A



Improved Active Readout Cell Performance




Virtual ground regulation



Between -3.1mV and -2.6mV

Noise performance




Input referred noise 400fA/rtHz



Transimpedance amplifier implementation




Capacitive TIA (CTIA)




RST switch injects charge and produces sampling (kT/C) noise

CTIA with correlated double sampling (cds)



CDS structure removes sampling noise

SH capacitor produces voltage divider




Control signals

OTA
output

**cds
output**

System output







CTIA system-level implementation



Advantages of fully differential CTIA system



Fully differential
CTIA system



Transient response of
Single-ended vs. Differential output



Input stabilization switches

$C_{CDS} = 5\text{pF}$, $C_{SH} = 1\text{pF}$, $C_{comp}=3\text{pF}$, $C_{int} = 50\text{fF}$

Switches designed for worst-case scenario $R_{SW} \sim 1k\Omega$



- $G_m > 250 \text{ mS}$
- a_{vo} (2% settling accuracy) $> 40k$
- Input referred noise $< 5 \text{ nV}/\sqrt{\text{Hz}}$
- Dominant pole and non-dominant pole more than three decades apart
- Output common-mode $< 10 \text{ mV}$
- CMRR $> 60 \text{ dB}$
- Input differential capacitance not to exceed 15 pF
- Output swing of 2.4 V_{pk-pk}
- Dual power supplies of $\pm 2.5 \text{ V}$
- Best effort on power consumption and layout area



OTA design methodology




FIRST PHASE OF DESIGN: FROM SPECS TO CIRCUIT PARAMETERS	<table><tr><th colspan="3">Specifications</th></tr><tr><td>Settling accuracy:= E</td><td>2.00%</td><td></td></tr><tr><td>Settling time:= ts</td><td>5.00E-08 sec</td><td></td></tr><tr><td>Dynamic Range:= DR(dB)</td><td>40.00 dB</td><td></td></tr><tr><td>Closed Loop Gain:= c</td><td>V/V</td><td></td></tr><tr><td>Vin step:= Vstep</td><td>V</td><td></td></tr><tr><td>Supplies:= VDD= -VSS</td><td>2.50 V</td><td></td></tr></table>	Specifications			Settling accuracy:= E	2.00%		Settling time:= ts	5.00E-08 sec		Dynamic Range:= DR(dB)	40.00 dB		Closed Loop Gain:= c	V/V		Vin step:= Vstep	V		Supplies:= VDD= -VSS	2.50 V		<table><tr><th colspan="3">1. From noise to first stage design</th></tr><tr><td colspan="3">Preliminary calculations</td></tr><tr><td>Co = CCDS/CSH + Cf(1-F)</td><td></td><td></td></tr><tr><td>+ Cgd7+ Cdb7+ Cdb8</td><td>8.53E-13 F</td><td></td></tr><tr><td>gm3/gm1 = V1*/V3*</td><td>3.78E-01 V/V</td><td></td></tr><tr><td>gm7/gm8 = V8*/V7*</td><td>1.43E+00 V/V</td><td></td></tr><tr><td colspan="3">Signal Power (Psig):</td></tr><tr><td>[Vpk/sqrt(2)]^2</td><td>1.125 V^2</td><td></td></tr><tr><td colspan="3">Noise Power Budget (Pnoi):</td></tr><tr><td>Pnoi = Psig/[10*(DR/10)]</td><td>1.13E-04 V^2</td><td></td></tr><tr><td colspan="3">FIRST STAGE DESIGN</td></tr><tr><td colspan="3">From simulations and iteration:</td></tr><tr><td>Gain of first stage a1</td><td>292 V/V</td><td></td></tr><tr><td>1st st. transconductance gm1</td><td>1.42 mSie</td><td></td></tr><tr><td>R1 = a1 / gm1 (required)</td><td>206 kOhm</td><td></td></tr><tr><td>Diff pair, ro1 (from sims)</td><td>225 kOhm</td><td></td></tr><tr><td>Load, ro3 (from sims)</td><td>908 kOhm</td><td></td></tr><tr><td>Diff. pair (N) Vov:= V1*</td><td>170 mV</td><td></td></tr><tr><td>Act. Load (P) Vov:= V3*</td><td>450 mV</td><td></td></tr><tr><td>R1 (achieved) = ro1 // ro3</td><td>180 kOhm</td><td></td></tr><tr><td>and gm3 = gm1. V1* / V3*</td><td>0.54 mSie</td><td></td></tr><tr><td>IBIAS1 = gm1.V1* / 2</td><td>120.70 uA</td><td></td></tr><tr><td>ISS = 2*IBIAS1</td><td>241.40 uA</td><td></td></tr><tr><td colspan="3">SIZES W = L.gm / (u.Cox.V*)</td></tr><tr><td>M1,M2 (differential pair)</td><td>221</td><td>3.000</td></tr><tr><td>M3,M4 (active load)</td><td>126</td><td>4.000</td></tr><tr><td colspan="3">Input Noise Power Density due to 1st stage:</td></tr><tr><td>2*(8/3)(KT/gm1)*(1+gm3/gm1)</td><td>2.14E-17 V2/Hz</td><td></td></tr><tr><td colspan="3">Input Noise Voltage Density due to 1st stage:</td></tr><tr><td>sqrt(ans)</td><td>4.63E-09 V/rHz</td><td></td></tr></table>	1. From noise to first stage design			Preliminary calculations			Co = CCDS/CSH + Cf(1-F)			+ Cgd7+ Cdb7+ Cdb8	8.53E-13 F		gm3/gm1 = V1*/V3*	3.78E-01 V/V		gm7/gm8 = V8*/V7*	1.43E+00 V/V		Signal Power (Psig):			[Vpk/sqrt(2)]^2	1.125 V^2		Noise Power Budget (Pnoi):			Pnoi = Psig/[10*(DR/10)]	1.13E-04 V^2		FIRST STAGE DESIGN			From simulations and iteration:			Gain of first stage a1	292 V/V		1st st. transconductance gm1	1.42 mSie		R1 = a1 / gm1 (required)	206 kOhm		Diff pair, ro1 (from sims)	225 kOhm		Load, ro3 (from sims)	908 kOhm		Diff. pair (N) Vov:= V1*	170 mV		Act. Load (P) Vov:= V3*	450 mV		R1 (achieved) = ro1 // ro3	180 kOhm		and gm3 = gm1. V1* / V3*	0.54 mSie		IBIAS1 = gm1.V1* / 2	120.70 uA		ISS = 2*IBIAS1	241.40 uA		SIZES W = L.gm / (u.Cox.V*)			M1,M2 (differential pair)	221	3.000	M3,M4 (active load)	126	4.000	Input Noise Power Density due to 1st stage:			2*(8/3)(KT/gm1)*(1+gm3/gm1)	2.14E-17 V2/Hz		Input Noise Voltage Density due to 1st stage:			sqrt(ans)	4.63E-09 V/rHz		<table><tr><th colspan="3">2. Static accuracy implications</th></tr><tr><td colspan="3">Static error:= E_st</td></tr><tr><td>E_st = E * St_err%</td><td>1.600%</td><td></td></tr><tr><td colspan="3">a0 (minimum)</td></tr><tr><td>a0 = 1 / (F.E_st)</td><td>46.94 k</td><td></td></tr><tr><td>a0 (dB)</td><td>33.43 dB</td><td></td></tr><tr><td colspan="3">Gain of second stage, a2 (minimum)</td></tr><tr><td>a2=a0 / a1</td><td>160.74 V/V</td><td></td></tr><tr><td colspan="3">3. Dynamic Accuracy</td></tr><tr><td colspan="3">Dynamic error:= E_dyn</td></tr><tr><td>E_dyn = E - E_st</td><td>0.400%</td><td></td></tr><tr><td colspan="3">Slewing (N/A for CTIA)</td></tr><tr><td colspan="3">Slew time (t_slew)</td></tr><tr><td>SR_ext = (B-1).IBIAS / Co</td><td>V/us</td><td></td></tr><tr><td>SR_int = IBIAS / C</td><td>V/us</td><td></td></tr><tr><td>SR_ext = SR_int</td><td></td><td></td></tr><tr><td colspan="3">then IBIAS-slew:</td></tr><tr><td>(DeltaVod/2)*C / t_slew</td><td>A</td><td></td></tr><tr><td colspan="3">B(2nd.1st BIAS ratio) = 1 + Co/C</td></tr><tr><td colspan="3">Linear</td></tr><tr><td>Linear time:= t_lin = ts-t_slew</td><td>5.00E-08 sec</td><td></td></tr><tr><td colspan="3">Linear accuracy:= E_lin</td></tr><tr><td>E_lin = E_dyn (NO SLEW)</td><td>0.400%</td><td></td></tr><tr><td colspan="3">minimum OTA's transconductance:</td></tr><tr><td>Gm_s = -(Co/F)*[ln(E_lin)/T_li</td><td>7.08E-02 Sie</td><td></td></tr><tr><td colspan="3">or desired Gm</td></tr><tr><td>Gm = max(Gm_s, desired Gm)</td><td>4.00E-01 Sie</td><td></td></tr><tr><td colspan="3">Then IBIAS becomes</td></tr><tr><td>max(IBIAS-slew,IBIAS-linear)</td><td>241.40 uA</td><td></td></tr></table>	2. Static accuracy implications			Static error:= E_st			E_st = E * St_err%	1.600%		a0 (minimum)			a0 = 1 / (F.E_st)	46.94 k		a0 (dB)	33.43 dB		Gain of second stage, a2 (minimum)			a2=a0 / a1	160.74 V/V		3. Dynamic Accuracy			Dynamic error:= E_dyn			E_dyn = E - E_st	0.400%		Slewing (N/A for CTIA)			Slew time (t_slew)			SR_ext = (B-1).IBIAS / Co	V/us		SR_int = IBIAS / C	V/us		SR_ext = SR_int			then IBIAS-slew:			(DeltaVod/2)*C / t_slew	A		B(2nd.1st BIAS ratio) = 1 + Co/C			Linear			Linear time:= t_lin = ts-t_slew	5.00E-08 sec		Linear accuracy:= E_lin			E_lin = E_dyn (NO SLEW)	0.400%		minimum OTA's transconductance:			Gm_s = -(Co/F)*[ln(E_lin)/T_li	7.08E-02 Sie		or desired Gm			Gm = max(Gm_s, desired Gm)	4.00E-01 Sie		Then IBIAS becomes			max(IBIAS-slew,IBIAS-linear)	241.40 uA		<table><tr><th colspan="3">3. From total Gm and a2 to second stage design</th></tr><tr><td colspan="3">Requirements for second stage (minimum)</td></tr><tr><td>a2 (minimum)</td><td>160.74</td><td></td></tr><tr><td>gm8 = Gm / a1 (minimum)</td><td>1.37E-03 Sie</td><td></td></tr><tr><td>R2 = a2 / gm8 (minimum)</td><td>1.17E+05 Ohm</td><td></td></tr><tr><td colspan="3">SECOND STAGE DESIGN</td></tr><tr><td colspan="3">From simulations and iteration:</td></tr><tr><td>Gain of second stage a2</td><td>150 V/V</td><td></td></tr><tr><td>2nd st. transconduct gm8</td><td>3.60E-04 Sie</td><td></td></tr><tr><td>R2 = a2 / gm8 (required)</td><td>4.17E+05</td><td></td></tr><tr><td>Com. src. ro8 (from sims)</td><td>1.48E+05</td><td></td></tr><tr><td>Load CS, ro7 (from sims)</td><td>2.89E+05</td><td></td></tr><tr><td>Com. src. (P) Vov:= V8* (from sims)</td><td>4.45E-01 V</td><td></td></tr><tr><td>Load CS (N) Vov:= V7* (from sims)</td><td>3.11E-01 V</td><td></td></tr><tr><td>R2 (achieved) = ro7 // ro8</td><td>9.79E+04</td><td></td></tr><tr><td>and gm7 = gm8. V8* / V7*</td><td>5.15E-04</td><td></td></tr><tr><td>IBIAS2 (in paper) = gm8.V8* / 2</td><td>3.05E-04 A</td><td></td></tr><tr><td>IBIAS2 (from sims)</td><td>2.50E-04</td><td></td></tr><tr><td colspan="3">SIZES W = L.gm / (u.Cox.V*)</td></tr><tr><td>M8,M10 (common source)</td><td>8.56E+01</td><td>4.000</td></tr><tr><td>M7,M9 (active loads)</td><td>7.29E+01</td><td>5.000</td></tr><tr><td colspan="3">Input Noise Power Density due to 2nd stage:</td></tr><tr><td>(1/a1)(8/3)(KT/gm8)(1+gm7/gm8)</td><td>6.71E-20 V2/Hz</td><td></td></tr></table>	3. From total Gm and a2 to second stage design			Requirements for second stage (minimum)			a2 (minimum)	160.74		gm8 = Gm / a1 (minimum)	1.37E-03 Sie		R2 = a2 / gm8 (minimum)	1.17E+05 Ohm		SECOND STAGE DESIGN			From simulations and iteration:			Gain of second stage a2	150 V/V		2nd st. transconduct gm8	3.60E-04 Sie		R2 = a2 / gm8 (required)	4.17E+05		Com. src. ro8 (from sims)	1.48E+05		Load CS, ro7 (from sims)	2.89E+05		Com. src. (P) Vov:= V8* (from sims)	4.45E-01 V		Load CS (N) Vov:= V7* (from sims)	3.11E-01 V		R2 (achieved) = ro7 // ro8	9.79E+04		and gm7 = gm8. V8* / V7*	5.15E-04		IBIAS2 (in paper) = gm8.V8* / 2	3.05E-04 A		IBIAS2 (from sims)	2.50E-04		SIZES W = L.gm / (u.Cox.V*)			M8,M10 (common source)	8.56E+01	4.000	M7,M9 (active loads)	7.29E+01	5.000	Input Noise Power Density due to 2nd stage:			(1/a1)(8/3)(KT/gm8)(1+gm7/gm8)	6.71E-20 V2/Hz	
Specifications																																																																																																																																																																																																																																																																															
Settling accuracy:= E	2.00%																																																																																																																																																																																																																																																																														
Settling time:= ts	5.00E-08 sec																																																																																																																																																																																																																																																																														
Dynamic Range:= DR(dB)	40.00 dB																																																																																																																																																																																																																																																																														
Closed Loop Gain:= c	V/V																																																																																																																																																																																																																																																																														
Vin step:= Vstep	V																																																																																																																																																																																																																																																																														
Supplies:= VDD= -VSS	2.50 V																																																																																																																																																																																																																																																																														
1. From noise to first stage design																																																																																																																																																																																																																																																																															
Preliminary calculations																																																																																																																																																																																																																																																																															
Co = CCDS/CSH + Cf(1-F)																																																																																																																																																																																																																																																																															
+ Cgd7+ Cdb7+ Cdb8	8.53E-13 F																																																																																																																																																																																																																																																																														
gm3/gm1 = V1*/V3*	3.78E-01 V/V																																																																																																																																																																																																																																																																														
gm7/gm8 = V8*/V7*	1.43E+00 V/V																																																																																																																																																																																																																																																																														
Signal Power (Psig):																																																																																																																																																																																																																																																																															
[Vpk/sqrt(2)]^2	1.125 V^2																																																																																																																																																																																																																																																																														
Noise Power Budget (Pnoi):																																																																																																																																																																																																																																																																															
Pnoi = Psig/[10*(DR/10)]	1.13E-04 V^2																																																																																																																																																																																																																																																																														
FIRST STAGE DESIGN																																																																																																																																																																																																																																																																															
From simulations and iteration:																																																																																																																																																																																																																																																																															
Gain of first stage a1	292 V/V																																																																																																																																																																																																																																																																														
1st st. transconductance gm1	1.42 mSie																																																																																																																																																																																																																																																																														
R1 = a1 / gm1 (required)	206 kOhm																																																																																																																																																																																																																																																																														
Diff pair, ro1 (from sims)	225 kOhm																																																																																																																																																																																																																																																																														
Load, ro3 (from sims)	908 kOhm																																																																																																																																																																																																																																																																														
Diff. pair (N) Vov:= V1*	170 mV																																																																																																																																																																																																																																																																														
Act. Load (P) Vov:= V3*	450 mV																																																																																																																																																																																																																																																																														
R1 (achieved) = ro1 // ro3	180 kOhm																																																																																																																																																																																																																																																																														
and gm3 = gm1. V1* / V3*	0.54 mSie																																																																																																																																																																																																																																																																														
IBIAS1 = gm1.V1* / 2	120.70 uA																																																																																																																																																																																																																																																																														
ISS = 2*IBIAS1	241.40 uA																																																																																																																																																																																																																																																																														
SIZES W = L.gm / (u.Cox.V*)																																																																																																																																																																																																																																																																															
M1,M2 (differential pair)	221	3.000																																																																																																																																																																																																																																																																													
M3,M4 (active load)	126	4.000																																																																																																																																																																																																																																																																													
Input Noise Power Density due to 1st stage:																																																																																																																																																																																																																																																																															
2*(8/3)(KT/gm1)*(1+gm3/gm1)	2.14E-17 V2/Hz																																																																																																																																																																																																																																																																														
Input Noise Voltage Density due to 1st stage:																																																																																																																																																																																																																																																																															
sqrt(ans)	4.63E-09 V/rHz																																																																																																																																																																																																																																																																														
2. Static accuracy implications																																																																																																																																																																																																																																																																															
Static error:= E_st																																																																																																																																																																																																																																																																															
E_st = E * St_err%	1.600%																																																																																																																																																																																																																																																																														
a0 (minimum)																																																																																																																																																																																																																																																																															
a0 = 1 / (F.E_st)	46.94 k																																																																																																																																																																																																																																																																														
a0 (dB)	33.43 dB																																																																																																																																																																																																																																																																														
Gain of second stage, a2 (minimum)																																																																																																																																																																																																																																																																															
a2=a0 / a1	160.74 V/V																																																																																																																																																																																																																																																																														
3. Dynamic Accuracy																																																																																																																																																																																																																																																																															
Dynamic error:= E_dyn																																																																																																																																																																																																																																																																															
E_dyn = E - E_st	0.400%																																																																																																																																																																																																																																																																														
Slewing (N/A for CTIA)																																																																																																																																																																																																																																																																															
Slew time (t_slew)																																																																																																																																																																																																																																																																															
SR_ext = (B-1).IBIAS / Co	V/us																																																																																																																																																																																																																																																																														
SR_int = IBIAS / C	V/us																																																																																																																																																																																																																																																																														
SR_ext = SR_int																																																																																																																																																																																																																																																																															
then IBIAS-slew:																																																																																																																																																																																																																																																																															
(DeltaVod/2)*C / t_slew	A																																																																																																																																																																																																																																																																														
B(2nd.1st BIAS ratio) = 1 + Co/C																																																																																																																																																																																																																																																																															
Linear																																																																																																																																																																																																																																																																															
Linear time:= t_lin = ts-t_slew	5.00E-08 sec																																																																																																																																																																																																																																																																														
Linear accuracy:= E_lin																																																																																																																																																																																																																																																																															
E_lin = E_dyn (NO SLEW)	0.400%																																																																																																																																																																																																																																																																														
minimum OTA's transconductance:																																																																																																																																																																																																																																																																															
Gm_s = -(Co/F)*[ln(E_lin)/T_li	7.08E-02 Sie																																																																																																																																																																																																																																																																														
or desired Gm																																																																																																																																																																																																																																																																															
Gm = max(Gm_s, desired Gm)	4.00E-01 Sie																																																																																																																																																																																																																																																																														
Then IBIAS becomes																																																																																																																																																																																																																																																																															
max(IBIAS-slew,IBIAS-linear)	241.40 uA																																																																																																																																																																																																																																																																														
3. From total Gm and a2 to second stage design																																																																																																																																																																																																																																																																															
Requirements for second stage (minimum)																																																																																																																																																																																																																																																																															
a2 (minimum)	160.74																																																																																																																																																																																																																																																																														
gm8 = Gm / a1 (minimum)	1.37E-03 Sie																																																																																																																																																																																																																																																																														
R2 = a2 / gm8 (minimum)	1.17E+05 Ohm																																																																																																																																																																																																																																																																														
SECOND STAGE DESIGN																																																																																																																																																																																																																																																																															
From simulations and iteration:																																																																																																																																																																																																																																																																															
Gain of second stage a2	150 V/V																																																																																																																																																																																																																																																																														
2nd st. transconduct gm8	3.60E-04 Sie																																																																																																																																																																																																																																																																														
R2 = a2 / gm8 (required)	4.17E+05																																																																																																																																																																																																																																																																														
Com. src. ro8 (from sims)	1.48E+05																																																																																																																																																																																																																																																																														
Load CS, ro7 (from sims)	2.89E+05																																																																																																																																																																																																																																																																														
Com. src. (P) Vov:= V8* (from sims)	4.45E-01 V																																																																																																																																																																																																																																																																														
Load CS (N) Vov:= V7* (from sims)	3.11E-01 V																																																																																																																																																																																																																																																																														
R2 (achieved) = ro7 // ro8	9.79E+04																																																																																																																																																																																																																																																																														
and gm7 = gm8. V8* / V7*	5.15E-04																																																																																																																																																																																																																																																																														
IBIAS2 (in paper) = gm8.V8* / 2	3.05E-04 A																																																																																																																																																																																																																																																																														
IBIAS2 (from sims)	2.50E-04																																																																																																																																																																																																																																																																														
SIZES W = L.gm / (u.Cox.V*)																																																																																																																																																																																																																																																																															
M8,M10 (common source)	8.56E+01	4.000																																																																																																																																																																																																																																																																													
M7,M9 (active loads)	7.29E+01	5.000																																																																																																																																																																																																																																																																													
Input Noise Power Density due to 2nd stage:																																																																																																																																																																																																																																																																															
(1/a1)(8/3)(KT/gm8)(1+gm7/gm8)	6.71E-20 V2/Hz																																																																																																																																																																																																																																																																														
SECOND PHASE OF DESIGN: TRANSISTOR SIZES and VERIFICATION	<table><tr><th colspan="3">4. Tweaking in the simulator</th></tr><tr><td colspan="3">Important values so far</td></tr><tr><td>gm1</td><td>1.42 mSie</td><td></td></tr><tr><td>R1</td><td>205.63 kOhm</td><td></td></tr><tr><td>gm8</td><td>0.36 mSie</td><td></td></tr><tr><td>R2</td><td>97.88 kOhm</td><td></td></tr><tr><td colspan="3">Initial transistor sizes</td></tr><tr><td></td><td>W(um)</td><td>L(um)</td></tr><tr><td>M1,M2 (differential pair)</td><td>221</td><td>3.0</td></tr><tr><td>M3,M4 (active load)</td><td>126</td><td>4.0</td></tr><tr><td>M8 (common source)</td><td>86</td><td>4.0</td></tr><tr><td>M7 (2nd stage bias)</td><td>73</td><td>5.0</td></tr><tr><td colspan="3">Sizes after tweaking in sim</td></tr><tr><td></td><td>W</td><td>L</td></tr><tr><td>M1,M2 (differential pair)</td><td>200</td><td>3.000</td></tr><tr><td>M3,M4 (active load)</td><td>100</td><td>4.000</td></tr><tr><td>M8 (common source)</td><td>100</td><td>4.000</td></tr><tr><td>M7 (2nd stage bias)</td><td>80</td><td>5.000</td></tr><tr><td colspan="3">and for CMFB amplifier (from sims)</td></tr><tr><td>M14,M14a,M15,M15a (diff pair)</td><td>10</td><td>0.800</td></tr><tr><td>M16,M17 (act. Load)</td><td>80</td><td>5.000</td></tr><tr><td>M18 (diff pair bias)</td><td>100</td><td>4.000</td></tr></table>	4. Tweaking in the simulator			Important values so far			gm1	1.42 mSie		R1	205.63 kOhm		gm8	0.36 mSie		R2	97.88 kOhm		Initial transistor sizes				W(um)	L(um)	M1,M2 (differential pair)	221	3.0	M3,M4 (active load)	126	4.0	M8 (common source)	86	4.0	M7 (2nd stage bias)	73	5.0	Sizes after tweaking in sim				W	L	M1,M2 (differential pair)	200	3.000	M3,M4 (active load)	100	4.000	M8 (common source)	100	4.000	M7 (2nd stage bias)	80	5.000	and for CMFB amplifier (from sims)			M14,M14a,M15,M15a (diff pair)	10	0.800	M16,M17 (act. Load)	80	5.000	M18 (diff pair bias)	100	4.000	<table><tr><th colspan="3">5. LAYOUT sizes</th></tr><tr><td colspan="3">SIZES for LAYOUT fingers (M=16)</td></tr><tr><td></td><td>Wu</td><td>L</td></tr><tr><td>M1,M2 (differential pair)</td><td>12.425</td><td>2.975</td></tr><tr><td>M3,M4 (active load)</td><td>6.3</td><td>4.025</td></tr><tr><td>M8 (common source)</td><td>6.3</td><td>4.025</td></tr><tr><td>M7 (2nd stage bias)</td><td>5.075</td><td>5.075</td></tr><tr><td colspan="3">and for CMFB amplifier (from sims)</td></tr><tr><td>M14,M14a,M15,M15a (8 fingers)</td><td>1.225</td><td>0.875</td></tr><tr><td>M16,M17 (act. Load)</td><td>5.075</td><td>5.075</td></tr><tr><td>M18 (diff pair bias)</td><td>6.3</td><td>4.025</td></tr><tr><td colspan="3">Yielding transistor sizes of</td></tr><tr><td></td><td>W</td><td>L</td></tr><tr><td>M1,M2 (differential pair)</td><td>198.8</td><td>2.975</td></tr><tr><td>M3,M4 (active load)</td><td>100.8</td><td>4.025</td></tr><tr><td>M8 (common source)</td><td>100.8</td><td>4.025</td></tr><tr><td>M7 (2nd stage bias)</td><td>81.2</td><td>5.075</td></tr><tr><td colspan="3">and for CMFB amplifier</td></tr><tr><td>M14,M14a,M15,M15a (diff pair)</td><td>9.8</td><td>0.875</td></tr><tr><td>M16,M17 (act. Load)</td><td>81.2</td><td>5.075</td></tr><tr><td>M18 (diff pair bias)</td><td>100.8</td><td>4.025</td></tr></table>	5. LAYOUT sizes			SIZES for LAYOUT fingers (M=16)				Wu	L	M1,M2 (differential pair)	12.425	2.975	M3,M4 (active load)	6.3	4.025	M8 (common source)	6.3	4.025	M7 (2nd stage bias)	5.075	5.075	and for CMFB amplifier (from sims)			M14,M14a,M15,M15a (8 fingers)	1.225	0.875	M16,M17 (act. Load)	5.075	5.075	M18 (diff pair bias)	6.3	4.025	Yielding transistor sizes of				W	L	M1,M2 (differential pair)	198.8	2.975	M3,M4 (active load)	100.8	4.025	M8 (common source)	100.8	4.025	M7 (2nd stage bias)	81.2	5.075	and for CMFB amplifier			M14,M14a,M15,M15a (diff pair)	9.8	0.875	M16,M17 (act. Load)	81.2	5.075	M18 (diff pair bias)	100.8	4.025	<table><tr><th colspan="3">6. Rough verification</th></tr><tr><td colspan="3">Col = Col_factor.W</td></tr><tr><td colspan="3">Cgs = (2/3)W.L.Cox + Col</td></tr><tr><td colspan="3">Cgd = Col</td></tr><tr><td colspan="3">Cgs1,2</td></tr><tr><td>Cgd1,2</td><td>1.02E-12 F</td><td></td></tr><tr><td>Cgs8</td><td>4.02E-14 F</td><td></td></tr><tr><td>Cgd8</td><td>6.61E-13 F</td><td></td></tr><tr><td colspan="3">Compensation cap C</td></tr><tr><td>Cp-new = Cgs1+Cgd1.(1+at)</td><td>1.28E-11</td><td></td></tr><tr><td colspan="3">Check for consistency, hopefully Cp-new~Cp</td></tr><tr><td colspan="3">Frequency response</td></tr><tr><td>fd = 1 / (2.pi.R1.(gm8.R2.(C+Cgd8)).</td><td>255.50 MHz</td><td></td></tr><tr><td>fnf = gm8/(2.pi.Co)</td><td></td><td></td></tr><tr><td>att = 20.log(fnf/fd)</td><td></td><td></td></tr></table>	6. Rough verification			Col = Col_factor.W			Cgs = (2/3)W.L.Cox + Col			Cgd = Col			Cgs1,2			Cgd1,2	1.02E-12 F		Cgs8	4.02E-14 F		Cgd8	6.61E-13 F		Compensation cap C			Cp-new = Cgs1+Cgd1.(1+at)	1.28E-11		Check for consistency, hopefully Cp-new~Cp			Frequency response			fd = 1 / (2.pi.R1.(gm8.R2.(C+Cgd8)).	255.50 MHz		fnf = gm8/(2.pi.Co)			att = 20.log(fnf/fd)			<table><tr><th colspan="3">COLOR CODES</th></tr><tr><td>SPECS</td><td>KNOBS</td><td>PARTIAL VALS</td></tr><tr><td></td><td></td><td>FINAL VALUES</td></tr></table>	COLOR CODES			SPECS	KNOBS	PARTIAL VALS			FINAL VALUES																																																																																				
4. Tweaking in the simulator																																																																																																																																																																																																																																																																															
Important values so far																																																																																																																																																																																																																																																																															
gm1	1.42 mSie																																																																																																																																																																																																																																																																														
R1	205.63 kOhm																																																																																																																																																																																																																																																																														
gm8	0.36 mSie																																																																																																																																																																																																																																																																														
R2	97.88 kOhm																																																																																																																																																																																																																																																																														
Initial transistor sizes																																																																																																																																																																																																																																																																															
	W(um)	L(um)																																																																																																																																																																																																																																																																													
M1,M2 (differential pair)	221	3.0																																																																																																																																																																																																																																																																													
M3,M4 (active load)	126	4.0																																																																																																																																																																																																																																																																													
M8 (common source)	86	4.0																																																																																																																																																																																																																																																																													
M7 (2nd stage bias)	73	5.0																																																																																																																																																																																																																																																																													
Sizes after tweaking in sim																																																																																																																																																																																																																																																																															
	W	L																																																																																																																																																																																																																																																																													
M1,M2 (differential pair)	200	3.000																																																																																																																																																																																																																																																																													
M3,M4 (active load)	100	4.000																																																																																																																																																																																																																																																																													
M8 (common source)	100	4.000																																																																																																																																																																																																																																																																													
M7 (2nd stage bias)	80	5.000																																																																																																																																																																																																																																																																													
and for CMFB amplifier (from sims)																																																																																																																																																																																																																																																																															
M14,M14a,M15,M15a (diff pair)	10	0.800																																																																																																																																																																																																																																																																													
M16,M17 (act. Load)	80	5.000																																																																																																																																																																																																																																																																													
M18 (diff pair bias)	100	4.000																																																																																																																																																																																																																																																																													
5. LAYOUT sizes																																																																																																																																																																																																																																																																															
SIZES for LAYOUT fingers (M=16)																																																																																																																																																																																																																																																																															
	Wu	L																																																																																																																																																																																																																																																																													
M1,M2 (differential pair)	12.425	2.975																																																																																																																																																																																																																																																																													
M3,M4 (active load)	6.3	4.025																																																																																																																																																																																																																																																																													
M8 (common source)	6.3	4.025																																																																																																																																																																																																																																																																													
M7 (2nd stage bias)	5.075	5.075																																																																																																																																																																																																																																																																													
and for CMFB amplifier (from sims)																																																																																																																																																																																																																																																																															
M14,M14a,M15,M15a (8 fingers)	1.225	0.875																																																																																																																																																																																																																																																																													
M16,M17 (act. Load)	5.075	5.075																																																																																																																																																																																																																																																																													
M18 (diff pair bias)	6.3	4.025																																																																																																																																																																																																																																																																													
Yielding transistor sizes of																																																																																																																																																																																																																																																																															
	W	L																																																																																																																																																																																																																																																																													
M1,M2 (differential pair)	198.8	2.975																																																																																																																																																																																																																																																																													
M3,M4 (active load)	100.8	4.025																																																																																																																																																																																																																																																																													
M8 (common source)	100.8	4.025																																																																																																																																																																																																																																																																													
M7 (2nd stage bias)	81.2	5.075																																																																																																																																																																																																																																																																													
and for CMFB amplifier																																																																																																																																																																																																																																																																															
M14,M14a,M15,M15a (diff pair)	9.8	0.875																																																																																																																																																																																																																																																																													
M16,M17 (act. Load)	81.2	5.075																																																																																																																																																																																																																																																																													
M18 (diff pair bias)	100.8	4.025																																																																																																																																																																																																																																																																													
6. Rough verification																																																																																																																																																																																																																																																																															
Col = Col_factor.W																																																																																																																																																																																																																																																																															
Cgs = (2/3)W.L.Cox + Col																																																																																																																																																																																																																																																																															
Cgd = Col																																																																																																																																																																																																																																																																															
Cgs1,2																																																																																																																																																																																																																																																																															
Cgd1,2	1.02E-12 F																																																																																																																																																																																																																																																																														
Cgs8	4.02E-14 F																																																																																																																																																																																																																																																																														
Cgd8	6.61E-13 F																																																																																																																																																																																																																																																																														
Compensation cap C																																																																																																																																																																																																																																																																															
Cp-new = Cgs1+Cgd1.(1+at)	1.28E-11																																																																																																																																																																																																																																																																														
Check for consistency, hopefully Cp-new~Cp																																																																																																																																																																																																																																																																															
Frequency response																																																																																																																																																																																																																																																																															
fd = 1 / (2.pi.R1.(gm8.R2.(C+Cgd8)).	255.50 MHz																																																																																																																																																																																																																																																																														
fnf = gm8/(2.pi.Co)																																																																																																																																																																																																																																																																															
att = 20.log(fnf/fd)																																																																																																																																																																																																																																																																															
COLOR CODES																																																																																																																																																																																																																																																																															
SPECS	KNOBS	PARTIAL VALS																																																																																																																																																																																																																																																																													
		FINAL VALUES																																																																																																																																																																																																																																																																													



OTA design methodology

First and second stage design strategy



Circuit for design of amplification stage

Transistor models from vendor are used to optimize the design of a single stage of amplification with active loading


Bias conditions are replicated, and noise from biasing strategy is properly filtered out

Design results are back-annotated in work sheet



OTA design methodology

Common-Mode amplifier design



Q13 and Q3 compute common-mode voltage from the OTA output and “compare” it to the desired value (GND)


The amplifier produces a current output that regulates the common-mode voltage in the differential amplifier

Common-mode amplifier circuit



OTA design methodology

Final schematic for differential OTA






OTA Performance




Open-loop gain



Open-loop gain exceeds 40,000 for the operation range (2.4Vpk-pk)

Frequency response




Dominant and non-dominant pole about three decade apart



OTA Performance



Frequency response with external compensation



External compensation of 3pF yields phase margin of about 80 degrees

Compensation switch optimally sized for zero-nulling

Input differential capacitance



$C_{in} \sim 12\text{pF}$ at low frequencies


Decays for high frequencies because of absence of Miller effect



OTA Performance




Transient response with external compensation



External compensation of 3pF effectively reduces differential transient ringing

CMFB amplifier is also compensated (1pF) to reduce common-mode voltage transient ringing

Input referred noise density



Low frequency input referred noise around 5nV/rtHz

High frequency noise density is not relevant in this case





Four 1x16 arrays + Fully differential CTIA

VDD	CP1	READOUT CELLS A	INA1	GND
IND1	CN1	DIFF CTIA	INA2	RST
IND2	CP2		INA3	RSTB
IND3	CN2	READOUT CELLS B	INA4	CDS
IND4	CP3		INA5	CDSB
IND5	CN3		INA6	SH
IND6	CP4		INA7	SHB
IND7	CN4		INA8	OUTSEL
IND8	CP5		INA9	PH1
IND9	CN5		INA10	PH1B
IND10	CP6		INA11	OUTA1P
IND11	CN6	READOUT CELLS C	INA12	OUTA1N
IND12	CP7		INA13	OUTB1P
IND13	CN7		INA14	OUTB1N
IND14	CP8		INA15	OUTA2P
IND15	CN8		INA16	OUTA2N
IND16	CP9		CTIA BIAS & CONTROL	OUTB2P
VSS	CN9		DIFF CTIA	OUTB2N
	CP10		READOUT CELLS D	INC1
	CN10	INC2		OUTA3N
	CP11	INC3		OUTB3P
	CN11	INC4		OUTB3N
	CP12	INC5		OUTA4P
	CN12	INC6		OUTA4N
	CP13	INC7		OUTB4P
	CN13	INC8		OUTB4N
	CP14	DIFF CTIA	CTIA1	CTIA2
	CN14		CTIA2	IREFA
	CP15	READOUT CELLS D	IREFA	IREFC
	CN15		IREFC	IREFD
	CP16		IREFD	GND
	CN16			




Readout cell physical design






CTIA physical design

Matching transistors and capacitors



All differential pairs are designed with multi-finger, common-centroid structure

The differential OTA is divided into differential pair sections




Four-capacitor layout using common-centroid techniques

Dummy cap in the middle shorted to ground




ROIC physical design

Fully differential CTIA amplifier





ROIC physical design





ORTHOGONALLY MODULATED CMOS READOUT INTEGRATED CIRCUIT FOR IMAGING APPLICATIONS

- Introduction and motivation
- Contribution Phase I: Proof of principle
 - Orthogonal encoding readout system description
 - Prototype system design and verification
 - Conclusions
- Contribution Phase II: Improving the system performance
 - Readout cell improvements
 - Transimpedance amplifier integration
- **Conclusion and brainstorm on further improvements**




Conclusion



Satisfactory results with the prototype experiment confirm validity of the orthogonal encoding scheme for readout circuits

Expect system performance improvement with the design optimization of the readout cell and the integration of the fully differential CTIA



The readout cell with the code-modulator only is an outstanding candidate for highly-scalable imaging systems. Its characteristics: only four transistors, zero noise, no power consumption, no band width limitations.

Further improvement is accomplished if differential photodetector devices are used

$$i_o^+(t) = i_{in}^+(t) \cdot c(t) + n_c + i_{in}^-(t) \cdot \bar{c}(t) + n_{\bar{c}},$$

$$i_o^-(t) = i_{in}^+(t) \cdot \bar{c}(t) + n_{\bar{c}} + i_{in}^-(t) \cdot c(t) + n_c,$$

$$i_{od}(t) = i_o^+(t) - i_o^-(t) = [i_{in}^+(t) - i_{in}^-(t)] \cdot [c(t) - \bar{c}(t)],$$




Conclusion (cont'd)



Take advantage of switched nature of the system to cancel charge injection peaks from readout cells.

With code-modulator-only cells the system becomes highly-scalable but the noise performance of the OTA amplifier needs to be improved by one order of magnitude



Code-modulator-only
readout cell array


Capacitive Transimpedance
amplifier per row




Conclusion (cont'd)



Integrating an amplifier to perform differential to single-ended conversion inside the chip would improve the system performance (pedestal voltages and vestigial voltage spikes would be cancelled inside the integrated circuit)



Capacitive Transimpedance amplifier per row



Single-ended output

Differential amplifier per row



Acknowledgements



Thanks to everybody who has been involved in the dissertation process in one way or another

Fouad, Bill, Mayra

LADAR group, thanks so much for the support